**FIG. 1**




FIG. 2




FIG. 3





FIG. 4



Result within the block is selected by summing the bits to the left of the selected bit - as before.

FIG. 5




FIG. 6




FIG. 7

The diagram illustrates the final steps of a memory loopback process. It features three identical processing blocks arranged horizontally. Each block contains a Base Address register (Base Address 0-17), a Base address register (Base addr., 18 bits), and a 36-bit memory array (3FFFFh to 00000h) divided into three sections: 256K X 36 (addresses 120-3534), 120 (address 120), and 110 (address 110). The first block's Base Address register is set to 0. Its Base address register outputs an 18-bit value to its memory array. The output of the first block's memory array is connected to the Base address register of the second block. This pattern repeats, with the output of the second block's memory array connecting to the Base address register of the third block. The output of the third block's memory array connects back to the Base address register of the first block, forming a closed loop. A label 'Final loopback' points to this feedback path.

FIG. 8




FIG. 10




FIG. 11




FIG. 12




FIG. 14

002221 6581460




FIG. 15




FIG. 16